

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/621,074	07/15/2003	John Lam	174/273	1235
	son 07/27/2005		EXAMINER	
36981 7590 07/27/2005 FISH & NEAVE IP GROUP			LIN, SUN J	
ROPES & GRAY LLP			ART UNIT	PAPER NUMBER
1251 AVENUE OF THE AMERICAS FL C3 NEW YORK, NY 10020-1105		, C3	2825	
			DATE MAILED: 07/27/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant/o)				
	Application No.	Applicant(s)				
Office Action Commons	10/621,074	LAM ET AL.				
Office Action Summary	Examiner	Art Unit				
	Sun J. Lin	2825				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period versions to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>15 Ju</u>	ıly 2003.					
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims	•					
<ul> <li>4)  Claim(s) 1-38 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) 13-26 is/are allowed.</li> <li>6)  Claim(s) 1,2,5-7,11,27,28,30,33 and 35-38 is/are rejected.</li> <li>7)  Claim(s) 3,4,8-10,12,29,31,32 and 34 is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>						
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on 16 October 2003 is/are:  Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	a) accepted or b) objected drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Application in the state of the state	on No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary	•				
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)         Paper No(s)/Mail Date <u>09/13/04</u>.     </li> </ol>	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	atent Application (PTO-152)				

Page 2

Application/Control Number: 10/621,074

Art Unit: 2825

#### **DETAILED ACTION**

1. This office action is in response to application 10/621,074 filed on 07/15/2003. Claims 1 – 38 remain pending in the application.

### Claim Objections

Claims listed below are objected to because of the following informalities:
 Claim 27, line 4, after "circuitry;" insert —and—.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 4. Claims 1, 2, 5 7, 27, 30, 33 and 35 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,652,529 to <u>Gould et al.</u> in view of U.S. Patent 4,059,842 to <u>Meacham</u>.
- 5. As to Claim 1, *Gould et al.* show and teach the following subject matter:
  - Programmable logic arrays having programmable clock/reset resource [title; abstract; col. 2, line 10 26];

Application/Control Number: 10/621,074

Art Unit: 2825

A signal distributing architecture (i.e., network) for clock and reset signal distribution in a programmable array ... networks for distributing clock and reset signals to logic cells of the (programmable logic) array – [abstract; Fig. 4]; Notice that, due to configurable capabilities of the programmable logic array, the logic cells in the programmable logic array can be constructed to form an intellectual property block that has a plurality of channels and support a multi-channel input/output protocol;

- <u>Reset distribution network</u> (i.e., circuitry) [col. 2, line 30 38]; routing reset signals from <u>reset signal source</u> to the logic cells [col. 2, line 10 26];
   Notice that a reset signal is routed to each of the plurality of channels formed by the logic cells;
- Reset distribution network/circuitry is designed to be <u>low skew</u> [col. 3, line 66 col. 4, line 5]; It means that the <u>reset distribution network/circuitry</u> is operative to be skew-tolerant.

Gould et al. do not show and teach routing the reset signal through a plurality of channels during a same clock cycle and wherein the reset signal is glitch-free. But Meacham teaches a method of using a synchronizer and a combinatorial circuit to form an phase synchronization reset signal having a period equal one-half the period of the cycle of the master clock – [col. 4, line 44 – 63; Fig. 3; Fig. 4]. Notice that the purpose of generating phase synchronization reset signal is to achieve a glitch-free reset signal.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Meacham</u> in utilizing a synchronizer and a combination circuit in the reset distribution network/circuitry to generate <u>phase synchronization reset signal</u> having a period equal one-half the period of the cycle of the master clock in order to achieve a glitch-free reset signal to be distributed through a plurality of channels in the intellectual property block.

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

6. As to Claims 27, reasons are included in [Response A] given above.

Application/Control Number: 10/621,074

Art Unit: 2825

7. As to Claim 35, in addition to programmable logic resource as recited in **[Response A]** given above, a digital processing system comprises processing circuitry and a memory (e.g., RAM) coupled to the processing circuitry.

- 8. As to Claims 36 38, reasons are included in [Response A] given above. Notice that a programmable logic resource as defined in Claim 27 can be mounted on a printed circuit board. A memory and processing circuitry can be mounted on the same printed circuit board; the memory is coupled to the programmable logic resource, and the processing circuitry is coupled to the programming logic resource.
- 9. As to Claims 2 and 30, <u>Meacham</u> shows in Fig. 3 a circuitry comprises flip-flops 30, 32, and combinatorial logic 34, 36 that receives as input a reset signal at pin 26 and output a phase synchronized reset signal at output of gate 36. Notice that the phase synchronized reset signal at output of gate 36 can be routed to each of the plurality of channels via reset signal distribution network/circuitry.
- 10. As to Claims 5 7, in addition to reasons included in [Response A] given above, <u>Meacham</u> shows the subject matter in Fig. 3 and Fig. 4. Notice that (1) the synchronizer is made of a first flip-flop 30 and a second flip-flop 32 as indicated in Fig. 3 (2) logic circuitry, that is made of gates 34 and 36, receives as input the output from the synchronizer and generates as output a single reset signal.

For reference purposes, the explanations given above in response to Claims 5 – 7 are called [Response B] hereinafter.

- 11. As to Claim 33, reasons are included in [Response B] given above.
- 12. Claims 11 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,652,529 to *Gould et al.* and U.S. Patent 4,059,842 to *Meacham* in view of U.S. Patent 4,983,857 to *Steele*.
- 13. As to Claim 11, <u>Gould et al.</u> and <u>Meacham</u> show and teach all subject matter recited in Claim 1, they do not teach subject matter regarding a control logic that

Application/Control Number: 10/621,074

Art Unit: 2825

receives as inputs the reset signal, a first signal, and a second signal each generated from the programmable logic resource core circuitry, wherein the first signal and the second signal control when the reset signal is output from the control logic and sent as input to the (reset distribution) circuitry. But <u>Steele</u> discloses using a controller (i.e., control logic) in a programmable logic device and applying information regarding a <u>predetermined minimum level of the supply voltage</u> (i.e., a <u>first signal</u>) for all parts on the chip and <u>when all parts of the chips have reached a stable operating voltage</u> (i.e., a <u>second signal</u>) to <u>control power-up reset circuitry</u> – [title; abstract; col. 1, line 10 – 38].

Notice that the first signal and the second signal are applied by the control logic in order to ensure that, when performing power-up reset on a plurality channels in an intellectual property block, the reset signal is delayed until circuits of all channels have reached their respective stable operating voltage.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Steele</u> in applying information regarding a <u>predetermined minimum level of the supply voltage</u> (a <u>first signal</u>) for all circuits of a plurality channels in an intellectual property block and <u>when all the plurality of channels have reached a stable operating voltage</u> (a <u>second signal</u>) to <u>control power-up reset circuitry</u> (i.e., logic) in order to ensure that, when performing power-up reset, the reset signal is delayed until circuits all channels have reached their respective <u>stable operating voltage</u>.

For reference purposes, the explanations given above in response to Claim 11 are called [Response C] hereinafter.

14. As to Claim 28, reasons are included in [Response C] given above.

## Allowable Subject Matter

15. Claims 13 – 26 are allowed. Claims 3, 4, 8 – 10, 12, 29, 31, 32 and 34 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2825

Those claims are allowed is because that the prior art does not teach or fairly suggest the following subject matter:

- The programmable logic resource of Claim 2 wherein each of a plurality of reset signals comprises a <u>receiver reset signal</u> in combination with other limitations as recited in Claim 3 and Claim 31, respectively;
- The programmable logic resource of Claim 2 wherein each of a plurality of reset signals comprises a <u>transmitter reset signal</u> in combination with other limitations as recited in Claim 4 and Claim 32, respectively;
- The programmable logic resource of Claim 7 wherein a logic circuitry comprises an OR gate in combination with other limitations as recited in Claim 8;
- The programmable logic resource of Claim 7 wherein the (reset distribution)
  circuitry comprises a <u>secondary synchronizer</u> in each of the plurality of
  channels in combination with other limitations as recited in Claim 9;
- The programmable logic resource of Claim 11 wherein the second signal indicated when programming of configuration data on the programmable logic resource core circuitry is completed in combination with other limitations as recited in Claim 12 and Claim 29, respectively;
- A programmable logic resource having programmable logic resources core
  circuitry that provides a reset signal to an intellectual property block having a
  plurality of channels comprises second circuitry in each of the plurality of
  channels that is coupled to a central block and is operative to further
  synchronize a single reset signal, which is first synchronized by and outputted
  from first circuitry in the central block, for output in each of the plurality of
  channels in combination with other limitations as recited in independent
  Claim 13;
- The programmable logic resource of Claim 34 wherein the reset circuitry further comprises a second set of synchronizers in combination with other limitations as recited in Claim 34;

Art Unit: 2825

#### Conclusion

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J Lin whose telephone number is (571) 272 - 1899. The examiner can normally be reached on Monday-Friday 9:30AM - 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on (571) 272 - 1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sun James Lin Patent Examiner Art Unit 2825

Jamos Jun & 10 July 21, 2005